Blue Pearl Software, Inc. provides products that automate the generation of timing constraints, validate existing timing constraints and check functional design issues at the functional or register transfer level (RTL) of the digital chip design flow. Blue Pearl’s software is used by ASIC and FPGA designers early in the design flow, on high-level functional design descriptions of an integrated circuit (IC), to develop higher quality RTL code and to automatically generate comprehensive and accurate timing constraints that significantly improve quality of results (QoR). Blue Pearl's customers can significantly reduce time to market, lower design costs, and make the design development schedule more predictable. Incorporating Blue Pearl’s products in the design flow is easy as all inputs and outputs are industry standards. Customers benefit by substantially reducing costs that are incurred by electronic products entering the market with timing or functional design errors.