ARINC664 Switch IP implements ARINC664 part 7 and provides switching functionality within the ARINC664 network. As an implementation of ARINC664 Switch, IP switches/routes messages of different sizes and time constraints to their destination with a predictable delay. Two levels of priority can be applied to the VLs during device configuration. Thus, the switch can arrange the data queues according to these priorities. Thanks to the AXI4 interface provided with IP Core, error statistics can be fetched to a desired logic, and data injection to the network can be accomplished if desired.
FUNCTIONAL SPECS
• Supports 128 VLs
• Adjustable BAG values
• Supports 64 Byte as Lmin and 1471 Byte as Lmax
• Adjustable message priority (two classes)
• Multicasting ability
• Outputs error statistic
INTERFACE SPECS
• AXI4 interface for host communication
• Two ARINC664 Ethernet interfaces
• End System configuration through AXI4 interface
• 100 Mbps/1000 Mbps Ethernet
DOCUMENTATION
For more information, contact sales@electraic.com
