SDC Generation

SDC Generation

  • SDC Generation  - Static RTL Verification - ElectraIC

ASICs and FPGAs have many false paths and multi-cycle paths that implementation tools attempt to optimize to make timing goals. These paths can cause the critical paths to miss timing, and waste run time and system memory. Adding false path constraints frees up the synthesis tool to work only on necessary paths that will give better results for a design.

Blue Pearl offers a way to automate false path generation that can be run after design changes. In a typical design, there may be a significant number of false paths or multi cycle paths. Passing all of them to synthesis or place & route can be very expensive and taxing to these tools. Blue Pearl’s smart SDC generation limits the number of exceptions generated, reads in critical paths information and accepts multiple formats.

More Information

Quality Certificates
ElectraIC holds ISO 9001:2015 and ISO 27001:2013
Quality Standard Certificates.
  • TEKNOPARK ISTANBUL
    Sanayi Mah. Teknopark Bulvarı
    No:1/9A 203 34906 - Pendik / Istanbul
    Coordinates: 40.9198684, 29.3152699
    Phone: +90 216 912 0167
    Fax: +90 216 912 0168
    Email: info@electraic.com
  • ODTÜ TEKNOKENT CoZone
    Mustafa Kemal Mah. Dumlupınar Bulvarı
    NO:280 G /1202 06510 / Çankaya / Ankara

    Phone: +90 312 429 0067
    Fax: +90 216 912 0168
    Email: info@electraic.com
Copyright © 2021 - ELECTRA IC
Web Design UX Agency Software & Media