SDC Generation

SDC Generation

  • SDC Generation  - Static RTL Verification - ElectraIC

ASICs and FPGAs have many false paths and multi-cycle paths that implementation tools attempt to optimize to make timing goals. These paths can cause the critical paths to miss timing, and waste run time and system memory. Adding false path constraints frees up the synthesis tool to work only on necessary paths that will give better results for a design.

Blue Pearl offers a way to automate false path generation that can be run after design changes. In a typical design, there may be a significant number of false paths or multi cycle paths. Passing all of them to synthesis or place & route can be very expensive and taxing to these tools. Blue Pearl’s smart SDC generation limits the number of exceptions generated, reads in critical paths information and accepts multiple formats.

More Information

    Sanayi Mah. Teknopark Bulvarı
    No:1/9A 203 34906 - Pendik / Istanbul
    Coordinates: 40.9198684, 29.3152699
    Phone: +90 216 912 0167
    Fax: +90 216 912 0168
    Mustafa Kemal Mah. Dumlupınar Bulvarı, Mahall Ankara B Blok 18. Kat No: 203 06530 – Çankaya / Ankara
    Coordinates: 39.9084058,32.7505028
    Phone: +90 312 429 0067
    Fax: +90 312 429 0067
Copyright © 2024 - ELECTRA IC
Web Design UX Agency Software & Media